Each of stages RS(1), RS(2), . . . of a shift register is constituted by
six TFTs. A ratio of a channel width and a channel length (W/L) of each
of these TFTs 1 to 6 is set in accordance with a transistor
characteristic of each TFT in such a manner that the shift register
normally operates for a long time even at a high temperature.