In some embodiments, reformat logic comprises a plurality of registers and translation logic that accesses the registers. The translation logic receives a memory access targeting an application data structure that has a different format than accesses permitted to be provided to a device, which may be a display. The translation logic reformats the request to a format compatible with the device based on values stored in the registers.

 
Web www.patentalert.com

< Mirrored computer memory on split bus

> Validity of address ranges used in semi-synchronous memory copy operations

> Method and apparatus for high speed addressing of a memory space from a relatively small address space

~ 00504