An apparatus includes a first counter for counting successive bits representative of a logic 1, and a second counter for counting successive bits representative of a logic 0, wherein a first predetermined count on the first counter or a second predetermined count on the second counter indicates a randomness failure. A method for testing randomness performed by the apparatus is also included.

 
Web www.patentalert.com

< FREE-STATE MODAL FREQUENCY RESPONSE TESTING

> Multi-Bit Sampling Of Oscillator Jitter For Random Number Generation

> SECURITY FEATURES IN AN ELECTRONIC DEVICE

~ 00504