A design structure for monitoring of the performance of semiconductor circuits, such as circuit delay, across a chip. The design structure may include a clock source and a plurality of process monitors. The design structure may be used to construct a "schmoo plot" by varying a frequency of the clock source to determine the delay of process monitors at various locations across the chip.