A capacitor structure having a dielectric layer disposed between two conductive electrodes, wherein the dielectric layer contains at least one charge trap site corresponding to a specific energy state. The energy states may be used to distinguish memory states for the capacitor structure, allowing the invention to be used as a memory device. A method of forming the trap cites involves an atomic layer deposition of a material at pre-determined areas in the dielectric layer.

 
Web www.patentalert.com

< Peripheral device driver maintenance scheme for networked peripheral device clients

> Method and apparatus for coherently combining multiple laser oscillators

~ 00479