A method and system of designing an electronic circuit includes dividing a chip area of a design into a plurality of bins, identifying a candidate bin in the plurality of bins, and performing an area reduction on the candidate bin.

 
Web www.patentalert.com

< Method for minimizing denial of service attacks on network servers

> Method and system for network management with adaptive monitoring and discovery of computer systems based on user login

~ 00475