A method generates a design layout for an integrated circuit. A design is provided for an integrated circuit. Library cells are selected according to the design. The library cells are mapped into a chip area map. Unmapped cells are filled with filler cells. Critical cells of the library cells are selected. The selected critical cells are altered with respect to contact resistance and/or contact capacitance. The map including the altered cells is provided as the design layout.

 
Web www.patentalert.com

< Methods and apparatus for design entry and synthesis of digital circuits

> Authentication system having a semiconductor device containing data which are difficult to analyze through illegitimate access, and semiconductor device therefor
~ 00471