The present invention is a system and method for determining clock rate failure in a serial communication interface. A complete clock rate failure can be detected. Alternatively, or in addition, the interface includes a rate matching buffer in which fill characters are added or deleted to accommodate minor clock variations. The number of fill characters added or deleted is monitored to determine whether clock variation is outside of a desired threshold.

 
Web www.patentalert.com

< Handle for a cleaning article

> Runtime program regression analysis tool for a simulation engine

~ 00465