A system on a chip for network devices. In one implementation, the system on a chip may include (integrated onto a single integrated circuit), a processor and one or more I/O devices for networking applications. For example, the I/O devices may include one or more network interface circuits for coupling to a network interface. In one embodiment, coherency may be enforced within the boundaries of the system on a chip but not enforced outside of the boundaries.

 
Web www.patentalert.com

< Method and system for communicating an information packet through multiple networks

> Configuring a portion of a pipeline accelerator to generate pipeline date without a program instruction

~ 00459