A damascene structure and process at semiconductor substrate level. A pre-metal dielectric layer is provided on a semiconductor substrate with an opening exposing a contact region on the substrate. A buffer metal layer is provided on the exposed contact region, and a barrier layer is provided on the interior of the opening. A conductor is provided on the buffer metal layer, substantially filling the opening to electrically connect to the contact region.

 
Web www.patentalert.com

< Piezoelectric resonator with an efficient all-dielectric Bragg reflector

> Phase change memory cell with high read margin at low power operation

~ 00457