The present invention provides a dynamic scheduling scheme that uses reservation stations having at least one station that stores an at least two operand instruction. An allocator portion determines that the instruction, entering the pipeline, has one ready operand and one not-ready operand, and accordingly places it in a station having only one comparator. The one comparator then compares the not-ready operand with tags broadcasted on a result tag bus to determine when the not-ready operand becomes ready. Once ready, execution is requested to the corresponding functional unit.

 
Web www.patentalert.com

< Multi-socket symmetric multiprocessing (SMP) system for chip multi-threaded (CMT) processors

> Memory efficient array transposition via multi pass tiling

~ 00446