A high speed power-gating technique for an integrated circuit device having a Sleep Mode of operation comprises providing an output stage coupled between a supply voltage source and a reference voltage source and driving a gate terminal of least one element of the output stage to a level above that of the supply voltage source or below that of the reference voltage source in the Sleep Mode of operation.

 
Web www.patentalert.com

< Customer-based service system including a cascaded pipeline with self-monitoring relays

> Method and system for providing virtualization data services for legacy storage devices

~ 00428