A method for designing a system on a target device utilizing field programmable gate arrays (FPGAs) includes identifying registers on near-critical paths. The registers are moved to shorten lengths of one or more near-critical paths.

 
Web www.patentalert.com

< Method and apparatus to enable I/O agents to perform atomic operations in shared, coherent memory spaces

> Interleaver for iterative decoder

~ 00426