A write circuit of a semiconductor memory device includes a global data input/output (I/O) line; an amplifying block for receiving and amplifying write data and transmitting the amplified write data as global data onto the global data I/O line; and a control block for comparing the write data with the global data to thereby disable the amplifying block when the write data and the global data have substantially the same data value.

 
Web www.patentalert.com

< Processing of received data within a multiple processor device

> Method and device for pulse shaping QPSK signals

~ 00420