A system and method to perform analysis on test results of multiple integrated circuits. Based on the analysis, the system and method display a wafer map having map indicators representing statistical values of the test results.
Web www.patentalert.com
< Method and apparatus for self-calibration of a substrate handling robot
> Method and system for processing commonality of semiconductor devices
HOME | NEW USER | LOGIN | SUBSCRIPTIONS | SEARCH | GUESTBOOK | CONTACT