A method is disclosed for identifying a physical failure location on an IC without using layout-versus-schematic (LVS) verification tool. In the method, the integrated circuit is tested with one or more test patterns to identify a failure port thereon. Hierarchical information of the failure port is generated through the test patterns. A physical location of the failure port in a layout of the integrated circuit is identified through a relation between the hierarchical information and a floor plan report. Layout information of a routing path associated with the physical location of the failure port is retrieved from a layout database.

 
Web www.patentalert.com

< Systems and methods for creating and displaying a user interface for displaying hierarchical data

> Method, apparatus, and program for code reusability and maintainability in XML-driven projects

~ 00405