Generating a simulator from an architecture description. A target architecture model described in an architecture description language (ADL) is accessed. The model comprises a semantic representation of an instruction set for the target architecture. The semantic representation is translated to a behavioral representation. The simulator is automatically generated from the behavioral representation. A compiler may also be generated from the semantic representation.

 
Web www.patentalert.com

< Computing current in a digital circuit based on an accurate current model for library cells

> Integrated circuit with relocatable processor hardmac

~ 00401