The invention concerns integrated circuits in which a MACRO is embedded in
a standard cell array. One level of metal is devoted exclusively to
non-local interconnect, and a layer of polysilicon is devoted to local
interconnect, thereby saving significant space.