The storage layer (6) is in each case present above a region in which the channel region (3) adjoins a source/drain region (2) and is in each case interrupted above an intervening middle part of the channel region (3). The storage layer (6) is formed by material of the gate dielectric (4) and contains silicon or germanium nanocrystals or nanodots introduced through ion implantation. The gate electrode (5) is widened at the flanks by electrically conductive spacers (7).

 
Web www.patentalert.com

< Non-volatile RAM cell and array using nanotube switch position for information state

< Nanotube based multi-level memory structure

> Electro-optical nanocrystal memory device

> Electrosynthesis of nanofibers and nano-composite films

~ 00295