Disclosed is a method of setting a process parameter for use in manufacturing a semiconductor integrated circuit, comprising correcting a first pattern by using process parameter information to obtain a second pattern, the first pattern being one which corresponds to a design layout of the semiconductor integrated circuit, predicting a third pattern by using the process parameter information, the third pattern being one which corresponds to the second pattern and which is to be formed on a semiconductor wafer in an etching process, obtaining an evaluation value by comparing the third pattern with the first pattern, determining whether the evaluation value satisfies a preset condition, and changing the process parameter information when the evaluation value is found not to satisfy the preset condition.

 
Web www.patentalert.com

< Apparatus and method for reset distribution

< Controller having a restart engine configured to initiate a controller restart cycle upon receipt of a timeout signal from a watchdog timer

> Method for modeling integrated circuit yield

> Layout design system, layout design method and layout design program of semiconductor integrated circuit, and method of manufacturing the same

~ 00294