A standard CMOS process is modified to fabricate optical, optoelectronic and electronic devices at the same time on a monolithic integrated circuit. A polysilicon strip loaded waveguide is used as an example to illustrate the invention. The waveguide has a three layer core made of a polysilicon strip on a silicon slab with a silicon dioxide layer between the strip and the slab. In a standard CMOS process, a layer of metallic salicide is deposited for metallic contacts for electronic components, such as transistors. In the present invention, prior to the deposition of the salicide, a salicide blocking layer is selectively deposited for protecting silicon waveguide against damages. The salicide blocking layer is used as one layer of the cladding of a silicon waveguide.

 
Web www.patentalert.com

< Preform holey optical fibre, a holey optical fibre, and a method for their production

< Method of manufacturing an optical fibre suitable for high transmission rates

> Device for cleaving an optical fibre

> Waveguide structure having improved reflective mirror features

~ 00292