A memory cell and a method of fabricating the memory cell having a small active area. By forming a spacer in a window that is sized at the photolithographic limit, a pore may be formed in dielectric layer which is smaller than the photolithographic limit. Electrode material is deposited into the pore, and a layer of structure changing material, such as chalcogenide, is deposited onto the lower electrode, thus creating a memory element having an extremely small and reproducible active area.

 
Web www.patentalert.com

< Conductive memory array having page mode and burst mode write capability

< Methods for forming openings in a substrate and apparatuses with these openings and methods for creating assemblies with openings

> CMOS imager pixel designs

> Planarized copper cleaning for reduced defects

~ 00292