A technique for dynamically calibrating a successive approximation charge to digital converter by toggling at least some portion of the converter between two predetermined states, with the design goal of balancing the voltage and/or charge that is output in the two states. The two states are chosen such that they are expected to generate the same output voltage when the converter is in normal operation mode. If there is an imbalance, switching between the two calibration states invariably generates a square wave signal that toggles between two distinct values. A synchronous demodulator having a bandwidth centered at the toggle frequency can then be used to accurately detect an amount of error, which is then feedback to generate correction signals. The detected value of the error signal can in turn can be further integrated over time, to provide a correction value. If there are undesirable static offsets introduced by the synchronous demodulator or by the signal and/or charge levels output by the two differential halves of the converter, a properly timed latch can be used to further stabilize the error signal.

 
Web www.patentalert.com

< Five-level feed-back digital-to-analog converter for a switched capacitor sigma-delta analog-to-digital converter

< Drive apparatus, control method for the drive apparatus, storage medium storing a program controlling the drive apparatus, and power output apparatus

> Analogue to digital converter

> Switching-bursting method and apparatus for reducing standby power and improving load regulation in a DC--DC converter

~ 00287