A clock signal arbitration method includes arbitrating between first and second request signals generated in respective first and second clock domains that are asynchronously timed relative to each other, to obtain first arbitration results. These first arbitration results identify a relative queue priority between the first and second request signals. Additional steps are performed to transfer the first arbitration results into a third clock domain that is asynchronously timed relative to the first and second clock domains. The transfer operation may include arbitrating the first arbitration results in a third clock domain to obtain second arbitration results that confirm or correct the first arbitration results.

 
Web www.patentalert.com

< Generalized queue and specialized register configuration for coordinating communications between tightly coupled processors

< Microcomputer and data processing device

> Method for interfacing a synchronous memory to an asynchronous memory interface and logic of same

> Integrated circuit memory devices having asynchronous flow-through capability

~ 00283