A gate oxide film and a first layer of a multilayered gate electrode are stacked on a substrate and by a gate prefabrication technique, an oxide layer of an element isolation region is formed in a self-alignment manner using the first layer of the gate electrode as a mask, impurities for a transistor channel control are doped by ion implantation via the first layer of the gate electrode and the gate oxide film, and the doped impurities are activated by a heating step, whereby an impurity profile at the transistor channel portion is precisely formed.

 
Web www.patentalert.com

< Method for providing nano-structures of uniform length

< Metal-oxide-semiconductor device having an enhanced shielding structure

> Magnetoelectronic devices utilizing protective capping layers and methods of fabricating the same

> Semiconductor integrated circuit including anti-fuse and method for manufacturing the same

~ 00281