The interconnect pin count between field programmable gate arrays (FPGAS) used in prototyping an application specific integrated circuit (ASIC) is reduced without compromising the prototyping by using serial links between the FPGAs. A block A of the ASIC is programmed in a first FPGA. A block B of the ASIC is programmed in a second FPGA. Blocks A and B are identical between ASIC and FPGA implementations. Block A communicates with block B via two interconnected wrappers, which are, in this example, serial COM wrappers connected by a serial link.

 
Web www.patentalert.com

< Circuits and methods for matching device characteristics for analog and mixed-signal designs

< System and method for probabilistic criticality prediction of digital circuits

> Method and apparatus for constraint graph based layout compaction for integrated circuits

> Multi-purpose BER tester (MPBERT) for very high RZ and NRZ signals

~ 00279