A system and method for enabling multithreading in a embedded processor, invoking zero-time context switching in a multithreading environment, scheduling multiple threads to permit numerous hard-real time and non-real time priority levels, fetching data and instructions from multiple memory blocks in a multithreading environment, and enabling a particular thread to modify the multiple states of the multiple threads in the processor core.

 
Web www.patentalert.com

< Method for transmitting data over a network medium

< Functional validation of a packet management unit

> Instruction cache association crossbar switch

> Method and apparatus for processing an event occurrence for a least one thread within a multithreaded processor

~ 00277