A semiconductor integrated circuit device has a plurality of rows of pillars, each row being composed of semiconductor pillars and insulator pillars alternately arranged in one direction with no gap therebetween, a plurality of nonvolatile memory elements provided individually in the plurality of semiconductor pillars, the plurality of nonvolatile memory elements having control gate electrodes provided over side surfaces of said semiconductor pillars along the one direction via gate insulating films, drain regions provided in upper surface portions of the semiconductor pillars, and source regions provided in bottom surface portions of the semiconductor pillars, and lines including the respective control gate electrodes of the plurality of nonvolatile memory elements and provided along the one direction over the side surfaces of the rows of pillars along the one direction.

 
Web www.patentalert.com

< Multi-layer staggered power bus layout design

< Large-area nonenabled macroelectronic substrates and uses therefor

> Sensor element having elevated diode with sidewall passivated bottom electrode

> Semiconductor devices using anti-reflective coatings

~ 00272