A method for a byte swap operation on a 64 bit operand. The method of one embodiment comprises accessing an operand stored in a register. The operand is comprised of a plurality of bytes of data. A first set of bytes located in an upper half of said register is reordered. A second set of bytes located in a lower half of said register is reordered. The first set of bytes is swapped with the second set of bytes, wherein the first set of bytes is relocated to the lower half of the register and the second set of bytes is relocated to the upper half of the register.

 
Web www.patentalert.com

< System and method for providing one-time programmable memory with fault tolerance

< System and method for managing compression and decompression and decompression of system memory in a computer system

> Method and apparatus for dynamic timing of memory interface signals

> High-speed memory for use in networking systems

~ 00262