Methods for testing integrated circuits (ICs) are provided. An embodiment of a method comprises: electrically interconnecting automated test equipment (ATE) with the IC; providing at least one stimulus such that the IC determines the presence of a leakage current of the first pad; and receiving information corresponding to the leakage current of the first pad. Systems also are provided.

 
Web www.patentalert.com

< Debug information provided through tag space

< Layout for a semiconductor memory device having redundant elements

> Method and apparatus for implementing decode operations in a data processor

> Intelligent crosstalk delay estimator for integrated circuit design flow

~ 00261