Disclosed is a full-chip level verification methodology that combines static timing analysis techniques with dynamic event-driven simulation. The specification discloses a capability to partition a multiple-clock design into various clock domains and surrounding asynchronous regions automatically and to determine the timing of the design on an instance by instance basis. Static timing analysis techniques can be leveraged to verify the synchronous cores of each clock domain. The asynchronous regions of the design and the interaction between synchronous cores of the clock domains are validated using detailed dynamic event-driven simulation without the burden of carrying the interior timing attributes of the synchronous cores that have already been verified.

 
Web www.patentalert.com

< Robust system reliability via systolic manufacturing level chip test operating real time on microprocessors/systems

< Method of and apparatus for correcting errors in data packet flow streams as in closed ring sequential address generators and the like without data flow stream interruption

> Method and apparatus for improving resolution in spectrometers processing output steps from non-ideal signal sources

> System and method for data forwarding in a programmable multiple network processor environment

~ 00259