A method of testing the programmability of a memory cell is disclosed. The memory cell comprises a select transistor and a data storage element. The method comprises applying a test voltage across the data storage element. The select transistor is turned on. Finally, a current flow through the data storage element when the test voltage is applied is measured. A test positive signal is indicated if the current flow is greater than a reference.

 
Web www.patentalert.com

< Headset body for communications headset

< Canted manually loaded produce dryer

> Tree-based ordered multicasting method

> Methods of fabricating nanostructures and nanowires and devices fabricated therefrom

~ 00255