An MOS device has a stack and a passivation layer covering the stack. The stack is formed by a first polysilicon region and by a second polysilicon region arranged on top of one another and separated by an intermediate dielectric region. An electrical connection region, formed by a column structure substantially free of steps, extends through the passivation layer, the second polysilicon region and the intermediate dielectric region, and terminates in contact with the first polysilicon region so as to electrically contacting the first polysilicon region and the second polysilicon region. Fabrication of the electrical connection region requires just one mask.

 
Web www.patentalert.com

< Dendrite growth control circuit

< Layout of a flash memory having symmetric select transistors

> Localized strained semiconductor on insulator

> CMOS on hybrid substrate with different crystal orientations using silicon-to-silicon direct wafer bonding

~ 00249