An arithmetic apparatus and an arithmetic method capable of executing arithmetic by reconfigurable hardware, shortening the processing time of arithmetic including conditional branches causing a heavy processing load and improving the processing speed even when conditional branches exist in a loop of performing repeating arithmetic processing, wherein arithmetic processing including conditional branches is divided to first processing of unconditional branches and second processing with conditional branches, the first processing of unconditional branches is assigned to reconfigurable arithmetic means, configuration information of hardware is generated based on the first processing, the first processing is executed by the reconfigured arithmetic means based on the configuration information, the second processing with conditional branches is assigned to a CPU or other arithmetic means, the assigned second processing with conditional branches is executed by the CPU, and a result of the processing is used for correcting the result of said first processing, so that the result of arithmetic processing including conditional branches is obtained.

 
Web www.patentalert.com

< Network conferencing system, equipment management method and data presentation method

< Receiving apparatus and method, sending apparatus and method, recording medium, and communication system

> System and method for processing information, and recording medium

> Multi-processor system, data processing system, data processing method, and computer program

~ 00247