A receiver architecture featuring a decimation filter and a bypass around said decimation filter is disclosed along with a method for optimizing said receiver's sampling phase and programmable gain amplifier. Said method utilizes said receiver architecture to modify said receiver's receive path to simplify optimizations.

 
Web www.patentalert.com

< Echo canceller disabler for modulated data signals

< Channelized receiver system

> Burst detector

> System and method for emulating a surface EKG using an implantable cardiac stimulation device
~ 00236