A charge-coupled device capable of attaining excellent performance with a single-layer gate electrode structure is obtained. This charge-coupled device, having a single-layer gate electrode structure, comprises a gate insulator film formed on a semiconductor substrate, a plurality of partitions, consisting of an insulator, formed on the gate insulator film, and concave gate electrodes, arranged between adjacent ones of the partitions, having side surfaces formed along side portions of the partitions. Thus, when the partitions are formed with a width of not more than the minimum critical dimension of lithography, the interval between the adjacent gate electrodes is not more than the minimum critical dimension of lithography.

 
Web www.patentalert.com

< High-density FinFET integration scheme

< Semiconductor integrated circuit device and standard cell placement design method

> High-voltage lateral transistor with a multi-layered extended drain structure

> Methods and apparatus for particle reduction in MEMS devices

~ 00232