The memory cell according to the invention has a vertical selection transistor, via whose channel region the inner electrode of the trench capacitor can be connected to a bit line. The large extent of the channel region in the bit line direction means that the trench capacitor can be rapidly charged and read. The channel region is led to the bit line through an associated word line, which completely or partially encloses the channel region. A conductive channel can be formed within the channel region depending on the potential of the word line.

 
Web www.patentalert.com

< Memory cell having improved interconnect

< Semiconductor device capable of avoiding latchup breakdown resulting from negative varation of floating offset voltage

> High-quality praseodymium gate dielectrics

> Apparatus and method for split gate NROM memory

~ 00230