A multi-layered semiconductor structure having an alignment feature for aligning a lithography mask and that may be used in connection with a SCALPEL tool. The present invention is particularly well-suited for sub-micron CMOS technology devices and circuits, but is not limited thereto. The present invention advantageously permits use of an electron beam source for both alignment and exposure of a lithography mask on a semiconductor wafer. The present invention also advantageously enables the formation of an alignment feature early (i.e., zero-level) in the semiconductor device fabrication process.

 
Web www.patentalert.com

< Wet offset printing form

< Low pressure compression molded parts having nano-particle reinforced protrusions and method of making the same

> Piperidine CCR-3 receptor antagonists

> Magnetic memory storage device

~ 00228