A pipelined data processor with instruction-initiated power management control in which a plurality of subcircuits, including pipeline subcircuitry and circuitry for generating and controlling at least one clock signal are responsive to an instruction executed by the pipeline subcircuitry by selectively disabling a clock signal to the pipeline subcircuitry.

 
Web www.patentalert.com

< Graphical user interface for allocating multi-function resources in semiconductor wafer fabrication and method of operation

< Method and apparatus for channel estimation

> Filter trimming

> Method of erasing an EEPROM cell utilizing a frequency/time domain based erased signal

~ 00228