A processor system having cache array for storing virtual tag information and physical tag information and corresponding comparators associated with the array to determine cache-hits. Information from the virtual tag array and the physical tag array may be accessed together.

 
Web www.patentalert.com

< Method and apparatus for speculative response arbitration to improve system latency

< Adaptive spin latches

> Method and apparatus for shared cache coherency for a chip multiprocessor or multiprocessor system

> Reducing latency of a snoop tenure

~ 00227