A packet processing engine includes multiple microcode instruction memories implemented in parallel. For each cycle of the pipeline, an instruction from each of the memories is retrieved based on a program counter. One of the instructions is selected by a priority encoder that operates on true/false signals generated based on the instructions. The selected instruction is executed to thereby perform the packet processing operations specified by the instruction.

 
Web www.patentalert.com

< System and method for providing host geographic location information in a packet data network

< Enhancements for TCP performance enhancing proxies

> Semiconductor laser drive circuit

> Systems and methods for monitoring and controlling tractor/trailer vehicle systems

~ 00226