A prefetch mechanism includes a prefetch predictor table coupled to a prefetch control. The prefetch predictor table may include a plurality of locations configured to store a plurality of entries each indicative of a stride between a respective pair of memory requests. Each of the plurality of entries may be stored in a respective one of the plurality of locations dependent upon a value of an earlier stride. The prefetch control may be configured to prefetch an address based upon a given one of the plurality of entries in the prefetch predictor table.

 
Web www.patentalert.com

< Semiconductor device for data communication control and radio communication apparatus

< System and method for emulating block appended checksums on storage devices by sector stealing

> Method and apparatus for communicating between processing entities in a multi-processor

> Repeat instruction with interrupt

~ 00226