A system analyzer for a data storage system has a control module and a memory module. The system analyzer includes a logic analyzer, an input port that couples to the data storage system, an output port that couples to the logic analyzer, and a pre-processor which is interconnected between the input port and the output port. The pre-processor is configured to receive, while a first point-to-point signal is exchanged between the control module and the memory module, a second point-to-point signal which is a copy of the first point-to-point signal. The pre-processor is further configured to generate a pre-processed signal based on the second point-to-point signal, and to provide the pre-processed signal to the logic analyzer.

 
Web www.patentalert.com

< Analog neurons and neurosynaptic networks

< Techniques for mitigating, detecting and correcting single event upset effects in systems using SRAM-based field programmable gate arrays

> Avoiding deadlock between storage assignments by devices in a network

> Methods and apparatus for kernel mode encryption of computer telephony

~ 00225