A method and apparatus for improving the timing accuracy of an integrated circuit through region-based voltage drop budgets is provided. Further, a method for performing timing analysis on an integrated circuit partitioned into voltage drop regions is provided. During the timing analysis, a set of logic paths segments in each voltage drop region is tested to ensure that the integrated circuit meets a set of predefined timing requirements. Logic path segments that reside in different voltage drop regions are tested using a supply voltage inputted by the respective voltage drop region.

 
Web www.patentalert.com

< Signal line impedance adjustment tool

< Method and apparatus for detecting and isolating failures in equipment connected to a data bus

> Method and system for determining repeatable yield detractors of integrated circuits

> In-vehicle audio browser system having a common usability model

~ 00223