An apparatus or system may comprises cache control circuitry coupled to a processor, and a plurality of independently accessible memory banks (228) coupled to the cache control circuitry. Some of the banks may have non-uniform latencies, organized into two or more spread bank sets (246). A method may include accessing data in the banks, wherein selected banks are closer to the cache control circuitry and/or processor than others, and migrating a first datum (445) to a closer bank from a further bank upon determining that the first datum is accessed more frequently than a second datum, which may be migrated to the further bank (451).

 
Web www.patentalert.com

< Disk memory device, data pre-reading method, and recorded medium

< Policy-based caching

> List based method and apparatus for selective and rapid cache flushes

> Real time emulation of coherence directories using global sparse directories

~ 00220