The present invention relates to a programmable frequency divider having one n-bit adder and one n-bit D Flip Flop. These are used to transform the import clock to the target clock. The adder takes one adjustment parameter and one return signal as a basis to create the first output signal, with the possibility to program the adjustment parameter. The D Flip Flop and the adder create a cycle, which is used to receive the first output signal and its import clock to create the second output signal. The second output signal is separated into a return signal and the target signal. The D Flip Flop sends the return signal back to the adder, which will make addition calculations under the adjustment parameter, finally giving out the target clock with the target signal as a calculation basis.

 
Web www.patentalert.com

< Heteroaryl--alanine derivatives as alpha 4 integrin inhibitors

< Polycyclic -amino--caprolactams and related compounds

> Integrated circuit receiver available for infrared or ultrasonic transmission with digital filtering

> System and method for milling materials

~ 00216