An integrated circuit having a DRAM array connected to a power supply is tested for excessive current draw by selectively applying voltage to a single wordline or bitline, measuring current drawn, comparing the result with a reference number representing acceptable leakage, and replacing columns of the array having excessive leakage, thereby identifying and repairing latent defects that may become a cause of failure.

 
Web www.patentalert.com

< Displaying information to indicate both the importance and the urgency of the information

< Method, system, and program for mapping objects in different language formats

> Method for VLSI system debug and timing analysis

> Method and apparatus for allocating processor resources in a logically partitioned computer system

~ 00214