A method, apparatus, and computer implemented instructions for processing and recovering from soft errors in computer array with a parity error checking design in a data processing system. In response to an occurrence of a parity error, processor status information is stored to form stored processor information. A determination is made as to whether the parity error is a recoverable parity error using the stored processor information. In response to the parity error being a recoverable parity error, a recovery action is performed. The specific action taken varies depending on the type of error.

 
Web www.patentalert.com

< Cascadable dual fan controller

< Resource allocation management

> Method and system for single reactivation of software product licenses

> Creating standardized playlists and maintaining coherency

~ 00211