A patterning method for fabricating integrated circuits. The method includes forming a material layer over a substrate and then forming a photoresist layer over the material layer. The photoresist layer has a thickness small enough to relax the limitations when the photoresist layer is patterned in a photolithographic process. A shroud liner is formed over the photoresist layer such that height of the shroud liner is significantly greater than width of the shroud liner. Thereafter, the shroud liner undergoes a processing treatment to remove the sections attached to the sidewalls of the photoresist layer. Using the remaining shroud liner as an etching mask, an etching operation is carried out to pattern the material layer.

 
Web www.patentalert.com

< Cleaning system method and apparatus for the manufacture of integrated cicuits

< Immersion-cooled monolithic laser diode array and method of manufacturing the same

> Plasma treatment for copper oxide reduction

> Fabricating method of polycrystalline silicon thin film transistor with improved electrical characteristics

~ 00210