A filter register bank, for example, for a CAN module provides parallel and serial access. The filter bank comprises a plurality of memory cells arranged in a matrix of columns and rows, wherein for parallel access all memory cells within a row are selectable and coupled with a first plurality of bus lines and for serial access all memory cells within a column are selectable and coupled with a second plurality of bus lines.

 
Web www.patentalert.com

< Method and system to provide simultaneous access by multiple pipelines to a table

< Scalable design for DDR SDRAM buses

> Acceleration of input/output (I/O) communication through improved address translation

> Method for performing compressed I/O with memory expansion technology

~ 00207